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Abstract—In this paper we propose the construction of Spa-
tially Coupled Low-Density Parity-Check (SC-LDPC) codes using
a periodic time-variant Quasi-Cyclic (QC) algorithm. The QC
based approach is optimized to obtain memory efficiency in
storing the parity-check matrix in the decoders. A hardware
model of the parity-check storage units has been designed for
Xilinx FPGA to compare the logic and memory requirements
for various approaches. It is shown that the proposed QC SC-
LDPC code (with optimization) can be stored with reasonable
logic resources and without the need of block memory in the
FPGA. In addition, a significant improvement in the processing
speed is also achieved.
I. INTRODUCTION
Spatially coupled Low-Density Parity-Check (SC-LDPC)
codes, which can be thought of as a class of terminated
LDPC convolutional codes [1], have recently drawn significant
interest in channel coding due to their excellent sum-product
decoding thresholds [2, 3, 4, 5]. Their excellent threshold
performance is achieved at large code lengths (generally over
100K) which represents a significant challenge for imple-
mentation. The practical implementation of such large LDPC
codes is a well known problem, particularly the storage of the
parity-check matrix in the hardware [6] which can be achieved
efficiently only for very structured parity-check matrices. The
structure of the matrix also significantly affects the implemen-
tation complexity of the encoder and decoder. Quasi-Cyclic
(QC) based LDPC matrices [7, 8, 9] have proven advantages
over unstructured (random) matrices in design complexity and
encoding process [10, 11]. They also enable collision-free
parallel processing in the decoder [12].
Convolutional LDPC codes can be of two types: time-
variant and time-invariant [1]. Recently, there have been
studies on deriving time-variant and time-invariant LDPC
convolutional codes by unwrapping QC LDPC block codes
[13]. It has also been noted that the time-invariant codes are
less complex for implementation but the decoding performance
is poor compared to time-variant codes [14].
In this paper, we present a special case of periodic time-
variant SC-LDPC codes using a QC construction technique.
The inherent advantages of QC based codes and the diagonal
structure of the SC-LDPC matrix are exploited to reduce the
complexity of the decoder by reusing the circulants in the
matrix. When using sum-product decoding, a critical factor
in the decoder performance is the girth of the code in the
Tanner graph. Consequently, in this paper we will study the
impact of the period of time-varying SC-LDPC codes on
the girth of their Tanner graphs. A comprehensive analysis
is carried out to evaluate the performance in terms of bit
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(a) A regular (3, 6) LDPC pro-
tograph with nb = 2, nc = 1.
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(b) A coupled chain of pro-
tographs for a (3, 6, L) SC-LDPC
code.
 
  
  
  
  
  
  
  
  
  
  
  
  
  
  
  
  
  
  
  
  
  
  
  
  
  
  
  
  
  
  
1 
                              
      
      
.................................................................... 
 
2 L 
M 
(c) A (3, 6, L) SC-LDPC Tanner graph for M = 3.
 
    Check node Bit node 
Fig. 1. Example of an SC-LDPC graph structure.
error rate (BER) and hardware implementation complexity
of these memory-optimized QC SC-LDPC codes. The FPGA
resource requirements and speed of operation are compared
by implementing a hardware model of SC-LDPC codes using
QC [15] and progressive edge growth (PEG) [16] techniques.
Memory efficiency and speed improvements achievable by
using the proposed optimized QC SC-LDPC codes are also
presented.
Here we briefly introduce SC-LDPC codes, more details can
be found in [17, 18, 5, 19]. A sample Tanner graph structure of
SC-LDPC codes (as defined in [5]) is shown in Fig. 1. The SC-
LDPC code starts with the protograph of a standard (dl, dr)-
regular LDPC code, where dl and dr denotes the average
bit degree and check degree respectively. Fig. 1(a) shows a
regular LDPC protograph for dl = 3 and dr = 6. There are
nb = dr/gcd(dr, dl) = 2 bit nodes, shown as circles and
nc = dl/gcd(dr, dl) = 1 check nodes, shown as a square, in
the base protograph, where gcd stands for greatest common
denominator. (When gcd(dr, dl) = 1 a spatially coupled code
cannot be constructed using this method.)
For an SC-LDPC ensemble, a coupled chain of L of these
protographs (see Fig. 1(b)) is formed by repeating the standard
protograph L times and connecting it once to each of the dl−1
protographs to its right. There are dl − 1 extra check nodes
added when forming the coupled chain of protographs and this
reduces the rate of the resulting spatially coupled chain when
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2compared to the original LDPC protograph code. The rate loss
of course diminishes as L is increased.
A particular code of length N is formed from the (dl, dr, L)
protograph chain by creating M copies of every node and
edge in the coupled chain 1. If a particular bit node was
coupled to a particular check node in the original chain each
of its copies is then connected to one of the M copies of
that check node in the final code. The choice of which copy
each node is connected to will depend on the constructions of
the code. Like any standard LDPC code, SC-LDPC codes can
be constructed randomly or incorporating structure of some
form. In the following section we present a QC algorithm for
the construction of SC-LDPC codes. In a QC SC-LDPC code,
all of the M copies of a particular edge in the protograph are
specified using a circulant. The length N and rate r of the
SC-LDPC code in Fig. 1(c) are computed as follows:
N = nbML (1)
r =
nbL− nc(L + dl − 1)
nbL
(2)
where, nb and nc are the number of bit and check nodes in
the original protograph respectively.
II. MEMORY-EFFICIENT QUASI-CYCLIC SC-LDPC CODES
The quasi-cyclic (QC) construction of LDPC codes has
various advantages including simple encoding [10], parallel
decoding and memory efficiency in storing the matrix elements
in the decoder [12]. Hence, for the same advantages, it is
desirable to have SC-LDPC codes also in QC form. A dual-
core programmable QC LDPC convolutional decoder has been
designed in [20]. However, the design uses a time-invariant
code whose performance is poor compared to time-variant
convolutional LDPC codes [13]. The construction of non-
periodic time-varying QC SC-LDPC code is presented in [15,
21]. [15] discusses the performance improvements achieved
by spatial coupling; particularly for quantum LDPC codes.
Whereas [21] presents techniques to improve the upper bound
on the minimum Hamming distance of members of the QC
sub-ensembles. Recently, a time-varying periodic covolutional
LDPC decoder has been designed from a QC LDPC block
code that achieves a throughput of 2 Gb/s [14].
In contrast to the above variations of convolutional LDPC
codes, this paper proposes an innovative technique to construct
time-varying QC SC-LDPC code with periodicity, T ≥ 1, and
also without the need of a QC LDPC block code. It is shown
that by using periodic codes (T  L), the BER performance
is as good as that of non-periodic time-varying codes. As an
added advantage to the reduced complexity, we also show that
there is a significant reduction in the hardware requirements
of the decoder, especially the Block RAMs (BRAM) in an
FPGA.
While designing an LDPC decoder, it is essential to store
the structure of the LDPC matrix in the hardware to carry
out the decoding process. The structure is normally stored in
1We use M here as defined in [17, 18] and others. Note that in the
terminology of [5], M is alternatively defined as the number of copies of
each node divided by nb.
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(a) Reuse-1 (time-invariant, T = 1)
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. . .
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(b) Reuse-2 (time-variant, T = 2)
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C F J M Q T
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S V B E
C F
. . .

(c) Reuse-3 (time-variant, T = 3)
Fig. 2. SC-LDPC parity-check sub-matrices from a (3, 6)-regular protograph
with quasi-cyclic column reuse. Each unique letter represents a unique
circulant. Empty elements represent the all zero matrix.
the form of BRAMs because of the enormous data required,
particularly for large LDPC codes [22]. Compared to the
codes that are constructed using PEG algorithms [16], the QC
based technique requires significantly less memory to store the
matrix structure. This is because the latter requires memory
for storing only the circulant, instead of the entire matrix.
However, a special circulant-processing block is needed for
cyclic-shifting of the identity matrix for a given circulant to
realize the actual and complete LDPC matrix in the decoder
hardware [23]. Therefore, decoders using QC based LDPC
matrices require less memory but use additional logic elements
for special operations.
The QC SC-LDPC matrix consists of a chain of circulants
making up the L protographs. For a (dl, dr = 2dl)-regular
code, (i.e., a rate 12 code) each protograph in the chain
corresponds to a set of 2dl individual circulants.
The staircase structure of the SC-LDPC codes offers a
unique opportunity to optimize the QC based technique to
further reduce the hardware resources required for the decoder.
We investigate whether a fixed set of circulants in the matrix
(i.e., fewer than L independent circulant sets) can be reused
without affecting the decoding performance. To this end, we
consider SC-LDPC codes constructed with one, two and three
repeating sets of circulants. In other words, we can say time-
varying QC SC-LDPC codes with periodicity, T=1, 2 and 3.
Fig. 2(a), Fig. 2(b) and Fig. 2(c) show one, two and three
repeating sets respectively for a rate 12 (3, 6, L) QC SC-LDPC
code. Each unique circulant is represented by a unique letter of
the alphabet, and similarly repeated circulants are represented
by the same letter. Note that in the given example, the QC
SC-LDPC codes with T=1, 2 and 3 require a limited number
of 6, 12 and 18 circulants only. Thus the QC SC-LDPC code
is completely specified by a very small number of shift values
(6, 12 or 18), significantly reducing the memory requirements
in storing the SC-LDPC matrix in the decoder.
3A. The effect of circulant reuse on code girth
Tanner [7] and Fossorier [9] have shown that QC LDPC
codes defined by an array of circulant matrices have a max-
imum possible girth of 12. Protograph LDPC codes, such as
SC-LDPC codes, allow zero matrices in place of some circu-
lant matrices and so are not limited to this bound. However, for
these more general LDPC codes Kim et al. in [24] have shown
that the girth of the QC code can be bounded by the girth of
its base protograph. Kim et al. defined inevitable cycles in a
QC-LDPC code as those cycles that always exist in the code
regardless of the choice of circulant permutations. They then
found all the subgraph patterns of protographs which lead to
inevitable cycles of size up to girth 20.
It is easy to see that the submatrix
P12 =
 1 11 1
1 1

exists in the base matrix of any SC-LDPC code with dl >= 4
and any code with dl = 3 that has nb >= 2. Thus, applying the
results of [24], these SC-LDPC codes have inevitable cycles
of length 12 and hence an upper bound of 12 on their girth.
Kim et al. also showed that a protograph with girth g ≥ 4
cannot contain inevitable cycles of length smaller than 3g.
Thus if the circulants are large enough and chosen appro-
priately, a QC SC-LDPC code with girth 12 can be found.
However, choosing the shift value of the circulants in QC-
LDPC codes to avoid all non-inevitable cycles, and thus obtain
a girth equal to the minimum inevitable cycle length, is
not trivial and few algebraic constructions for QC girth 12
codes have been found. One notable exception is an algebraic
construction for a class of (3,5)-regular QC-LDPC codes of
Tanner [7] which obtain girth 12 for p× p circulant matrices
for certain choices of prime p [25].
For a QC SC-LDPC code with the reuse of T columns of
circulants as in Fig. 2, the choice of circulants is restricted
by the reuse factor and so we define reuse-T inevitable cycles
as those cycles that always exist in the code when circulant
permutations are reused, regardless of the choice of those
circulant permutations.
Adapting the notation of [9], we define the parity-check
matrix H for a general SC-LDPC code as shown in Fig. 3,
where I(px,y) is a circulant matrix with a shift value px,y . I.e.
I(px,y) represents the circulant permutation matrix with a one
at column (r + px,y) mod M for row r, 0 ≤ r ≤ M − 1,
and zero elsewhere. For notational clarity, we assume that the
SC-LDPC code has nc = 1, however the girth results hold for
all nc.
A cycle of length 2i in H is described by a sequence of
2i positions Hx,y such that: 1) each consecutive position is
obtained by changing, alternatively, the row or column index
of the previous position; and 2) all positions are distinct, except
the first and last ones. Thus two consecutive positions in any
cycle belong to distinct circulant permutation matrices which
are either in the same row, or in the same column. A length
2i cycle exists if and only if [9]:
i−1∑
k=0
∆xk,xk+1(lk) = 0modM (3)
where x0 = xi, xk 6= xk+1, lk 6= lk+1 and
∆xk,xj (l) = pxk,l − pxj ,l.
Given this notation we can now define the inevitable cycles
in the QC SC-LDPC codes with circulant reuse.
Lemma 1: A QC SC-LDPC code with reuse T = 1, and
dl ≥ 3 has a reuse-1 inevitable cycle of length 6 and thus a
maximum girth of 6.
Proof: Following (3), a cycle is described by the positions
Hx,y = [p2,1, p2,nb+1, p4,nb+1, p4,2nb+1,
p3,2nb+1, p3,1]
since, by the reuse-1 construction, p2,1 = p4,2nb+1, p2,nb+1 =
p3,2nb+1, and p4,nb+1 = p3,1.
Lemma 2: A QC SC-LDPC code with reuse T = 2, and
dl ≥ 4 has a reuse-2 inevitable cycle of length 8 and thus a
maximum girth of 8.
Proof: Following (3) a cycle is described by the positions
Hx,y = [p2,1, p2,nb+1, p4,nb+1, p4,2nb+1,
p6,2nb+1, p6,3nb+1, p4,3nb+1, p4,1]
since, by the reuse-2 construction, p2,1 = p4,2nb+1, p2,nb+1 =
p4,3nb+1, p4,nb+1 = p6,3nb+1 and p6,2nb+1 = p4,1.
Lemma 3: A QC SC-LDPC code with reuse T = 3, and
dl ≥ 4 has a reuse-3 inevitable cycle of length 10 and thus a
maximum girth of 10.
Proof: Following (3) a cycle is described by the positions
Hx,y = [p2,1, p2,nb+1, p5,nb+1, p5,3nb+1, p6,3nb+1,
p6,4nb+1, p5,4nb+1, p5,nb+1, p3,nb+1, p3,1]
since, by the reuse-3 construction, p2,1 = p5,3nb+1, p2,nb+1 =
p5,4nb+1, p3,1 = p6,3nb+1 and p3,nb+1 = p6,3nb+1.
Although the proof only requires that we find one 6-cycle
(respectively 8-cycle or 10-cycle) which exists for any choices
of circulants, in fact every column of H (and hence every
codeword bit) is involved in 6-cycles (respectively 8-cycles or
10-cycles) in QC SC-LDPC codes with reuse-1 (respectively
reuse-2 or 3) regardless of which circulants are chosen.
Consequently, the reuse-1 codes not only have a poor girth
but also have a very large number of cycles of the minimum
length. Similarly for the reuse-2 codes, while a girth of 8 is
not necessarily problematic for LDPC codes if there are only
a few such cycles, the very large number of 8-cycles in the
QC SC-LDPC is certainly detrimental for the performance of
the sum-product decoder when longer codes are considered.
III. PERFORMANCE OF SC-LDPC CODES
The QC SC-LDPC codes were simulated to evaluate the
BER performance on a binary input additive white Gaussian
noise (BI-AWGN) channel. We used multi-edge density evo-
lution to compute the threshold of SC-LDPC codes, shown
in Fig. 4, and noted that L ≥ 33 is necessary to achieve
4Hcc =

I(p1,1) . . . I(p1,nb )
I(p2,1) . . . I(p2,nb ) I(p2,nb+1) . . . I(p2,2nb )
... . . .
... I(p3,nb+1) . . . I(p3,2nb ) I(p3,2nb+1) . . . I(p3,3nb )
I(pdl,1) . . . I(pdl,nb )
... . . .
... I(p4,2nb+1) . . . I(p4,3nb )
I(pdl+1,nb+1) . . . I(pdl+1,2nb )
... . . .
...
. . .
I(pdl+2,2nb+1) . . . I(pdl+2,3nb )

Fig. 3. General representation of SC-LDPC code.
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Fig. 4. Thresholds for LDPC codes from density evolution.
thresholds better than that of (3, dr) standard LDPC codes
and that codes with dl = 4 have an improved threshold over
codes with dl = 3 as L is increased. Also, as SC-LDPC codes
are known to have good performance for very long codes,
we compared decoding performance with code length 25K,
100K and 250K as shown in Fig. 5. Given these results, a
fairly long SC-LDPC code of 103,200-bits (≈ 100K) with
dl = 4, L = 129, M = 400 and r = 0.488 is considered for
our following simulation results. However, we note that even
longer codes would perform noticeably better. Simulations
were carried out using software models on a BI-AWGN
channel. The sum-product algorithm was used for decoding
with a maximum of 1000 iterations, and the simulation was
run until at least 50 word errors were accumulated.
Fig. 6 shows a comparison of QC SC-LDPC codes with
different levels of circulant reuse. In the construction process
for all codes the circulants are chosen to avoid girth 4 in the
resulting matrix. As would be expected due to girth limitations,
the quasi-cyclic matrix with reuse of one circulant column
(i.e., time invariant) and two circulant columns (periodic time-
varying with period 2) have poor performances. However, by
reusing three circulant columns (periodic time-varying with
period 3), the BER performance we obtained is as good
as standard (non-periodic time-varying) QC SC-LDPC codes
down to a bit error rate of 10−6.
Lastly, in Fig. 7 we compare the BER performance of
0.4 0.6 0.8 1 1.2 1.4 1.6 1.8
10−7
10−6
10−5
10−4
10−3
10−2
10−1
100
Eb/No (dB)
BE
R
 
 
25K (L=129, M=100)
100K (L=129, M=400)
250K (L=129, M=1000)
Fig. 5. BER Performance of SC-LDPC codes for various code lengths. Code
rate is 0.488.
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the QC SC-LDPC codes with non-quasi-cyclic SC-LDPC
codes and with standard LDPC block codes. The non-quasi-
cyclic SC-LDPC codes are constructed using a PEG algorithm
modified for spatial coupling. The standard LDPC codes are
constructed according to PEG [26] and QC [9] techniques.
From Fig. 7, it is clear that the waterfall regions of SC-LDPC
codes are better than standard LDPC codes (as predicted by
density evolution, see Fig. 4). Also, the performance of the QC
based SC-LDPC codes is very similar to that of PEG based
codes.
IV. ESTIMATION OF HARDWARE REQUIREMENTS FOR
USING SC-LDPC CODES
The new QC SC-LDPC codes are compared with random
SC-LDPC codes by designing a decoder hardware model.
The model consists of units that are essential for storing the
contents of the LDPC matrix and generating the appropriate
address locations in a decoder. The block diagram of the hard-
ware model is shown in Fig. 8. The hardware model consists
of a clock and a synchronous reset as inputs. It also consist
of an address counter and output controller for sequencing
the input and output data respectively. The bit and check
node address generators are responsible for storing the LDPC
matrix information and generating appropriate addresses for
the decoder. Note that the QC SC-LDPC codes require an
TABLE I
FPGA RESOURCES REQUIRED FOR VARIOUS SC-LDPC CODES
LDPC codes Std-PEG Std-QC QC (Reuse-3)
Code length 100K 25K 100K 25K 100K / 25K
Registers 286 268 320 302 322
LUTs 185 170 890 819 609
Slices 143 139 357 356 214
RAM 528 116 12 12 -
Clock (MHz) 188 215 180 182 264
additional Cyclic Shift unit to generate appropriate addresses
based on the circulants for decoding, as shown in Fig. 8.
Whereas PEG based SC-LDPC codes do not require any such
unit, since the complete set of matrix elements are stored in
hardware memory.
The hardware models for both PEG and QC SC-LDPC
codes have been designed and synthesized using Verilog HDL
for FPGA implementation. The designs are placed and routed
for Xilinx Kintex-7 (XC7K355T) FPGA with LDPC codes
of length 100K and 25K. The estimates of FPGA hardware
requirements and maximum clock frequency achievable for the
designs are shown in Table I. As expected, a large number of
BRAMs are utilized by the PEG based codes compared to QC
SC-LDPC codes, to store the matrix elements. With slightly
increased logic units - registers and look-up tables (LUT), the
standard QC codes offer a significant saving (up to 43 times
in the case of 100K code lengths) of BRAMs compared to
PEG SC-LDPC codes. As stated earlier, the increased logic
requirements are due to the Cyclic Shift unit in the QC based
SC-LDPC hardware models. Further, it is also noted that QC
SC-LDPC codes with reuse-3 do not require BRAMs. This
is due to few set of reusable circulants in the code, that can
be easily stored in the LUTs. Elimination of BRAMs (which
normally have large access delays) also results in a significant
improvement in the speed of operation (up-to 40% increase in
the maximum operating clock frequency) compared to PEG
or standard QC SC-LDPC codes (for 100K codes).
V. CONCLUSION
This paper has presented the construction of periodic time-
varying SC-LDPC codes using the quasi-cyclic technique. It
also demonstrates the threshold advantages achievable by SC-
LDPC codes over standard LDPC codes. Memory optimized
QC SC-LDPC codes are introduced to significantly reduce the
complexity of the decoder for storing the matrix elements.
It is shown that by reusing the circulant columns in the
SC-LDPC matrix (with reuse-3), it is possible to obtain a
memory efficient decoder without noticeably affecting the
decoding performance. The advantages of using the optimized
QC SC-LDPC codes have been demonstrated by designing a
hardware model, which shows substantial reduction in memory
requirements and a significant improvement in the operating
clock frequency of the decoder.
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